Efficient mitigation of data and control-flow errors in microprocessors Articles uri icon

publication date

  • August 2014

start page

  • 1590

end page

  • 1596

issue

  • 4

volume

  • 61

international standard serial number (ISSN)

  • 0018-9499

electronic international standard serial number (EISSN)

  • 1558-1578

abstract

  • Version de: CC/0000021551 ---- Abstract: The use of microprocessor-based systems is gaining importance in application domains where safety is a must. For this reason, there is a growing concern about the mitigation of SEU and SET effects. This paper presents a new hybrid technique aimed to protect both the data and the control-flow of embedded applications running on microprocessors. On one hand, the approach is based on software redundancy techniques for correcting errors produced in the data. On the other hand, control-flow errors can be detected by reusing the on-chip debug interface, existing in most modern microprocessors. Experimental results show an important increase in the system reliability even superior to two orders of magnitude, in terms of mitigation of both SEUs and SETs. Furthermore, the overheads incurred by our technique can be perfectly assumable in low-cost systems.

keywords

  • fault tolerance; microprocessor; single event transient (sets); single event upset (seus); soft error