Analysis of the Critical Bits of a RISC-V Processor Implemented in a SRAM-based FPGA for Space Applications Articles uri icon

publication date

  • January 2020

issue

  • 1, 175

volume

  • 9

International Standard Serial Number (ISSN)

  • 2079-9292

abstract

  • One of the traditional issues in space missions is the reliability of the electronic components on board spacecraft. There are numerous techniques to deal with this, from shielding and rad-hard fabrication to ad-hoc fault-tolerant designs. Although many of these solutions have been extensively studied, the recent utilization of FPGAs as the target architecture for many electronic components has opened new possibilities, partly due to the distinct nature of these devices. In this study, we performed fault injection experiments to determine if a RISC-V soft processor implemented in an FPGA could be used as an onboard computer for space applications, and how the specific nature of FPGAs needs to be tackled differently from how ASICs have been traditionally handled. In particular, in this paper, the classic definition of the cross-section is revisited, putting into perspective the importance of the so-called critical bits in an FPGA design.

subjects

  • Telecommunications

keywords

  • cross-section; fault tolerance; field-programmable gate array; reliability; soft processor