researchers
- ENTRENA ARRONTES, LUIS ALFONSO Principal Researcher
- GARCIA VALDERAS, MARIO Researcher
- SANCHEZ CLEMENTE, ANTONIO JOSE Researcher
Validation of Approximate logic circuits at 28nm
Projects
Overview
type
- R+D Contract
date/time interval
- July 31, 2015 - December 30, 2016