Two Behavioural Error Detection Techniques for the Cascaded Integrator-Comb Interpolation Filter Implemented on FPGA

The cascaded integrator–comb (CIC) filter is a key building block for communication and sample rate conversion systems that require efficient implementation. One such example is in satellite applications. Space applications have the problem of being highly susceptible to cosmic radiation, which in turn has the possibility of corrupting data. It is therefore necessary to devise techniques that detect errors with as little resource usage as possible in order to meet the usually strict constraints in space applications. Presented in this paper are two techniques derived from studying the behaviour of the interpolation version of the filter. The first being a parallel prediction technique improves upon DMR in terms of resource usage and offers very close error protection coverage. The second offers a trade-off of resource utilisation against error detection.

cascaded integrator–comb (cic) filter; configuration memory; error detection; fault tolerance; field-programmable gate array (fpga); interpolator

Two Behavioural Error Detection Techniques for the Cascaded Integrator-Comb Interpolation Filter Implemented on FPGA Articles