keywords approximate logic circuit; selective error mitigation; fpga; single-event upset; triple modular redundancy; logic-circuits; masking; design