Transient
error mitigation by means of approximate logic circuits Directed Thesis uri icon

authors

  • SANCHEZ CLEMENTE, ANTONIO JOSE

university

  • UNIVERSIDAD CARLOS III DE MADRID

reading date

  • 2017