Error Mitigation Using Approximate Logic Circuits: A Comparison of Probabilistic and Evolutionary Approaches Articles uri icon

publication date

  • December 2016

start page

  • 1871

end page

  • 1883


  • 4


  • 65

International Standard Serial Number (ISSN)

  • 0018-9529

Electronic International Standard Serial Number (EISSN)

  • 1558-1721


  • Technology scaling poses an increasing challenge to the reliability of digital circuits. Hardware redundancy solutions, such as triple modular redundancy (TMR), produce very high area overhead, so partial redundancy is often used to reduce the overheads. Approximate logic circuits provide a general framework for optimized mitigation of errors arising from a broad class of failure mechanisms, including transient, intermittent, and permanent failures. However, generating an optimal redundant logic circuit that is able to mask the faults with the highest probability while minimizing the area overheads is a challenging problem. In this study, we propose and compare two new approaches to generate approximate logic circuits to be used in a TMR schema. The probabilistic approach approximates a circuit in a greedy manner based on a probabilistic estimation of the error. The evolutionary approach can provide radically different solutions that are hard to reach by other methods. By combining these two approaches, the solution space can be explored in depth. Experimental results demonstrate that the evolutionary approach can produce better solutions, but the probabilistic approach is close. On the other hand, these approaches provide much better scalability than other existing partial redundancy techniques.


  • Electronics


  • approximate logic circuit; error mitigation; evolutionary computing; single-event transient (set); single-event upset (seu); combinational-circuits; fault-tolerance; masking; redundancy; simulation