publication venue for Tolerance of Siamese Networks (SNs) to Memory Errors: Analysis and Design. 72. 2023 Selective Neuron Re-Computation (SNRC) for Error-Tolerant Neural Networks. 71:684-695. 2022 Soft Error Tolerant Count Min Sketches. 70:284-290. 2021 Efficient Implementations of Reduced Precision Redundancy (RPR) Multiply and Accumulate (MAC). 68:784-790. 2019 Two bit overlap: a class of double error correction one step majority logic decodable codes. 68:798-803. 2019 Enhancing Instruction TLB Resilience to Soft Errors. 68:214-224. 2018 Unequal Error Protection Codes Derived from Double Error Correction Orthogonal Latin Square Codes. 65:2932-2938. 2016 Online test of control flow errors: a new debug interface-based approach. 65:1846-1855. 2016 Parallel d-Pipeline: A Cuckoo Hashing Implementation for Increased Throughput. 65:326-331. 2016 Soft Error Sensitivity Evaluation of Microprocessors by Multilevel Emulation-Based Fault Injection. 61:313-322. 2012