Projects Granted Architecture design of 50/100 MHz MASH PWM-ADC Exploration of High Bandwidth Data Converters based on Time Encoded Architectures System level architecture of a VCO-based TI Continuous-Time Sigma Delta modulator
